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Abstract
Coupling capacitance is becoming increasingly problematic at the more advanced tech-
nology nodes and affects the timing and sign-off time line of integrated circuits (ICs). As
the coupling capacitance information is only available after the detailed routing phase,
it can be a difficult task to make any major changes post detailed routing towards fixing
issues caused by coupling effects that were unaccounted for. The goal of the project is
to come up with an estimate of coupling capacitance for a given net before the detailed
routing phase with the help of congestion maps. This information can be fed back to the
detailed router which can help avoid routes that are susceptible to heavy coupling effects.
The first part of this thesis (chapters 1,2) explains why beforehand knowledge of
a net’s coupling capacitance is crucial for a timely tape-out. This thesis revisits the
Elmore delay model and extends the analysis to coupled RC structures. The notion of
considering the coupling capacitance as a random variable is described to model the un-
certainties that are introduced into the delay analysis which is performed ahead in time.
The second part of this thesis (chapters 3, 4) illustrates how congestion analysis can
provide valuable information about the severity of coupling effects. A method for the
expedited extraction of estimated parasitics using congestion maps and global router
solutions is presented. A modification to existing driving-point analysis techniques is
suggested to accommodate coupled RC structures with probabilistic coupling capaci-
tance.
The last part of this thesis (chapter 5) compares the delay metrics obtained from an
open-source timing analyzer with the delay metrics obtained through methods described
in this thesis for a given net.
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Chapter 1
Introduction
1.1 Scaling Trends
Continual advancements in the complementary metal-oxide-semiconductor (CMOS) tech-
nology over the past few decades have resulted in an exponential increase in the perfor-
mance and affordability of integrated circuits (ICs). The concept of CMOS scaling refers
to the systematic shrinkage of the MOS devices, resulting in devices that are smaller,
faster, and more power-efficient. Moore’s Law [16] has been successfully predicting the
technology scaling trends for past four decades. Modern processors are made of tens of
billions of transistors, indicating that the momentum with which technology is scaling
is not going to dampen anytime soon.
Table 1.1 shows the benefits of scaling trends in ICs (scaling factor α > 1 is applied
for every new technology node). For the same area, IC designers are able to cram more
devices that are faster and more power efficient.
While scaling trends have driven up the performance of transistors, they have had
a contrasting effect on the performance of interconnects. This phenomenon, known as
interconnect reverse scaling [2], refers to the fact that interconnects at more advanced
technology nodes experience an increase in delay due to decreasing spaces between
1
2Parameter Scaling factor
L,W, Tox, and Vdd 1/α
}
Device parameters
Doping concentration N α
Device area 1/α2

Parameters with desirable
scaling effects
Gates/area α2
Power consumption α2
Gate delay 1/α
Interconnect resistance α
Parameters with undesirablescaling effectsInterconnect voltage drop α
Interconnect delay 1
Table 1.1: Effect of scaling on technology parameters.
adjacent wires and increasing wire aspect ratio. The consequence of interconnect reverse
scaling is that interconnects suffer from an increase in coupling capacitance as the
technology node advances further into the deep sub-micron (DMS) region. High coupling
capacitance results in degradation of the signal integrity (crosstalk) and increase in
interconnect delay. Since coupling capacitance has become an increasingly dominating
component of the total interconnect capacitance as a consequence of scaling trends, it is
crucial to predict and analyze the effect of coupling capacitance at advanced technology
nodes beforehand for a successful and timely tape-out.
1.2 Research Objective and Contributions
Information needed for accurate analysis of coupling capacitance and its impact on
circuit performance is obtained only after the parasitic extraction of the fully routed
design, performed at sign-off accuracy. At this stage, if the net delays do not conform to
the timing restrictions imposed on them, it can be a tedious task to make any large-scale
changes on the design, thereby impacting the time to tape-out. After the initial place-
ment of the standard cells, a quick congestion analysis can give valuable information
about the severity of the effect of coupling capacitance on the nets. This information
can be fed to the place and route (PnR) tool, that would facilitate it to make a slight
change to the net’s route such that the overall coupling capacitance on that net is
3reduced. The goal of this thesis is to make use of the information available from conges-
tion analysis and physical information of nets after the global routing stage (where we
estimate how the routing might take place with the current floorplan and placement of
the cells) to obtain an estimate of net delays that also take coupling effects into account.
The major contributions of this thesis are:
• We have proposed a method to obtain a quick estimate of interconnect parasitics
from congestion maps. This method can be considered as a speedy procedure to
obtain a rough estimate of net parasitics that are not as accurate as the parasitics
obtained from commercial parasitic extraction tools, but accurate enough to weed
out the nets that are vulnerable to coupling effects in a given setting.
• We offer an alternate visualization of a net’s timing window. Instead of considering
a net’s timing window as just a collection of extreme delay values (minimum and
maximum possible interconnect delays), we introduce the notion of envisioning a
net’s timing window as a distribution of multiple possible delay values with their
respective probabilities. By doing so, we minimize the pessimism introduced by
conventional crosstalk analysis methodologies.
• We provide a comparison of the net’s delay metrics obtained from the methods
explained above with the delay values obtained from an open-source static timing
analysis tool, OpenSTA [4]. We also propose a simple crosstalk analysis framework
for the tool.
Chapter 2
Crosstalk Delay Analysis for
Coupled RC Structures
Interconnects are modelled with a varying degree of accuracy at different levels of ab-
straction, ranging from quick and simple models with limited accuracy to slow and
complex models that require usage of 3D field solvers. The work in [13] explores com-
monly used techniques for parasitic extraction.
One of the most commonly encountered structures when analyzing interconnect cir-
cuit models is an RC tree. Figure 2.1 shows an example of an RC tree. The input node
of the RC network is n0, and it is driven by the voltage source Vs. Figure 2.2 shows an
example of an RC line, a special case of the RC tree. An RC line can be considered as
an RC tree without any branches.
The RC tree, by reason of its tree-like structure, has the following properties:
• All capacitances that are connected to the tree nodes must be grounded.
• There may exist a resistor Rij connecting nodes ni and nj , such that it does not
form a cycle (a resistive loop).
• There exists a unique path from node ni to nj .
4
5Figure 2.1: Example of an RC tree.
The Elmore delay metric [8] is a first-order approximation of delay through an RC
network. It is computationally inexpensive to obtain and is often reasonably accurate.
It usually has a strong correlation with the true delay through the RC network.
The Elmore delay TDi to a node i is given by:
TDi =
n∑
j=0
Cj
∑
k∈upstream(j)
Rk (2.1)
where the upstream resistance at j is the sum of all resistances encountered along the
path starting from node k to the root, that are also present along the path from node i
to the root. For example, consider the circuit shown in figure 2.1. The Elmore delay to
n5 in terms of upstream resistances is given by:
TD(n5) = C1R1 + C2R1 + C3R1 + C4R1 + C5(R1 +R5)
+ C6(R1 +R5)
(2.2)
6Figure 2.2: Example of an RC line.
Terms of equation (2.1) can be rearranged to obtain:
TDi =
n∑
j∈Pi
Rj
∑
k∈downstream(j)
Ck (2.3)
where node j is contained in the path from the root to the node i, and the downstream
capacitance at node j is sum of all capacitances at a node k such that the path from
the root to node j passes through node k. For the example in figure 2.1, the Elmore
delay to n5 in terms of downstream capacitance is given by:
TD(n5) = R1(C1 + C2 + C3 + C4 + C5 + C6)
+R5(C5 + C6)
(2.4)
72.1 Crosstalk Delay Analysis in the Presence of Proba-
bilistic Coupling Capacitance
Crosstalk can alter the behavior of circuits in the following ways:
• It can lead to a functionality error through introduction of noise in sensitive nodes.
• It can lead to an unpredictable increase (or decrease) in interconnect delays, caus-
ing a timing uncertainty.
Crosstalk analysis through circuit simulation is computationally expensive and in-
feasible for a large circuit. Since static timing analysis techniques take into account only
the worst-case delays for timing verification, several performance enhancement strate-
gies have been proposed in [9, 19, 23]. Standard crosstalk analysis methodology is to
multiply the coupling capacitance with a “switching factor” (S) to obtain an equivalent
ground capacitance that can be used in delay calculations and noise analysis.
The work done in [10] show that delay analysis of a victim line in presence crosstalk
due to a neighboring aggressor line yields a switching factor that ranges between 0 and 2
depending on the relative switching direction of the lines. A line that causes a coupling
event is called the aggressor and the affected line is called the victim.
Table 2.1 shows the possible values a switching factor can take depending on the
switching direction of the victim and aggressor lines. The investigations in [12] show
that a switching factor that ranges between -1 and 3 yields the true worst-case delay,
and that the switching factor can be greater than 3 in presence of exponential wave-
forms. The current framework assumes that the switching factor ranges between 0 and
2, but can easily be extended to a more permissive range.
Consider the example in figure 2.3, which illustrates the RC lines of two nets a and
b that are coupled to each other. Delay analysis of RC line b in presence of coupling
capacitance can be done by analyzing the equivalent RC line in figure 2.4. Notice that
8Victim switch-
ing direction
Aggressor
switching
direction
Voltage differ-
ence across Cg
and Cc before
transition
Voltage differ-
ence across Cg
and Cc after
transition
S
rising steady (HIGH)
V (Cg) = 0,
V (Cc) = −Vdd
V (Cg) = Vdd,
V (Cc) = 0
1
rising steady (LOW)
V (Cg) = 0,
V (Cc) = 0
V (Cg) = Vdd,
V (Cc) = Vdd
1
rising rising
V (Cg) = 0,
V (Cc) = 0
V (Cg) = Vdd,
V (Cc) = 0
0
rising falling
V (Cg) = 0,
V (Cc) = −Vdd
V (Cg) = Vdd,
V (Cc) = Vdd
2
Table 2.1: Switching factor values for different aggressor/victim switching configura-
tions.
the coupling capacitance are converted to an equivalent ground capacitance (coupling
capacitance multiplied with the switching factor S). The Elmore delay at node nb4 in
figure 2.4 using the upstream resistance formula in equation (2.1) is given by:
TD(nb4) = (S.Cc1 + Cb1)(Rb1) + (S.Cc2 + Cb2)(Rb1 +Rb2)
+ (S.Cc3 + Cb3)(Rb1 +Rb2 +Rb3)
+ (S.Cc4 + Cb4)(Rb1 +Rb1 +Rb3 +Rb4)
(2.5)
Terms of equation (2.5) can be rearranged to obtain:
TD(nb4) = (Cb1)(Rb1) + (Cb2)(Rb1 +Rb2) + (Cb3)(Rb1 +Rb2 +Rb3)
+ (Cb4)(Rb1 +Rb1 +Rb3 +Rb4)
+
((S.Cc1)(Rb1) + ((S.Cc2)(Rb1 +Rb2) + ((S.Cc3)(Rb1 +Rb2 +Rb3)
+ ((S.Cc4)(Rb1 +Rb1 +Rb3 +Rb4)
(2.6)
The final value of the Elmore delay at node nb4, TD(nb4) can be considered as a sum
of two components: (i) The Elmore delay of the line without considering the coupling
9Figure 2.3: Example of coupled RC lines.
capacitance TD(Cg), and (ii) The increase in Elmore delay of the RC line due to addition
of coupling capacitance TD(Cc). Equations for TD(Cg), TD(Cc), and TD at node nb4 are
given below:
TD(Cg)(nb4) = (Cb1)(Rb1) + (Cb2)(Rb1 +Rb2) + (Cb3)(Rb1 +Rb2 +Rb3)
+ (Cb4)(Rb1 +Rb1 +Rb3 +Rb4)
(2.7)
TD(Cc)(nb4) = ((S.Cc1)(Rb1) + ((S.Cc2)(Rb1 +Rb2) + ((S.Cc3)(Rb1 +Rb2 +Rb3)
+ ((S.Cc4)(Rb1 +Rb1 +Rb3 +Rb4)
(2.8)
TD(nb4) = TD(Cg)(nb4) + TD(Cc)(nb4) (2.9)
For the above equations, since the relative switching directions of the victims and
aggressors are not available yet, the switching factor S is assumed to be a discrete
random variable whose probability mass function is shown in figure 2.5, where P1, P2,
and P3 are probabilities of the switching factor being 0, 1, or 2 respectively.
10
Figure 2.4: RC line b with coupling capacitance converted to equivalent ground capac-
itance.
With the above assumption, equation (2.8) can be seen as sum of n discrete random
variables, where n is the number of nodes in the RC network. Sum of two discrete
random variables X and Y , Z = X + Y is given below:
P (Z = z) =
∞∑
k=−∞
(P (X = k)P (Y = z − k)) (2.10)
where z is any value the resultant random variable Z can take. Equation (2.10) repre-
sents a convolution operation on X and Y . Therefore, we can define the distribution
function of Z, mz(k) as the convolution of distribution functions of X and Y , mx(k) and
my(k) respectively. As a consequence of modeling the switching factor S as a random
variable, TD(Cc) from equation (2.8) is now a distribution of delays. Figure 2.6 shows
how the delay distribution is affected by the choice of switching factor probabilities.
Tmin and Tmax denote the minimum and maximum possible delays for a given net. The
figure highlights the difference in the spread of the final delay distribution for 3 different
switching factors as follows:
Case-1: S1 = {0 : 33.33%, 1 : 33.33%, 2 : 33.33%}
Case-2: S2 = {0 : 20%, 1 : 60%, 2 : 20%}
Case-3: S3 = {0 : 10%, 1 : 80%, 2 : 10%}
11
Figure 2.5: Probability Mass Function of the switching factor S.
Figure 2.6: Delay distributions for different switching probabilities.
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2.2 Support Size Reduction for Faster Analysis
The increase in Elmore delay of the RC network due to addition of coupling capacitances,
TD(Cc), is expensive to compute for the following reasons:
• Time complexity to obtain the convolution sum for two random variables X and
Y , defined as X ∗Y , is O(lx.lx), where lx and ly are the support lengths of random
variables X and Y respectively.
• O(n) convolutions are needed to obtain the final delay distribution (TD(Cc)), where
n is the number of nodes in the RC network. Each convolution increases the
support length of the resultant sum, thereby increasing the time complexity for
the next stage of convolutions.
To overcome this issue, we attempt to reduce the granularity of the delay PMF after
every convolution operation. We can afford to do so since the only metrics we are con-
cerned with, in a static analysis setting, are the worst-case net delay values (maximum
and minimum possible net delays) and an idea about the spread of the delay distribu-
tion. If we are able to assert that any point during the calculation of (TD(Cc)), if the
support length (the size of the set containing all the possible values a distribution can
take) of the intermediary delay distribution is bounded by a threshold T , we can achieve
the final delay distribution with a time complexity that is O(T.n) = O(n), where n is
the number of nodes in the RC network. The only consequence of this approach is that,
in the final delay distribution, the probabilities indicate the chance of a net having a
delay around t′0, instead of indicating the chance of a net having a delay of exactly
t0, where t
′
0 and t0 are possible delay values of the net obtained from the final delay
distribution with and without support length reduction respectively.
Figures 2.7 and 2.8 illustrate the process of reducing the granularity of a given PMF.
In figure 2.7, instead of storing all the probabilities [Pi, Pj ] for the range [a, b], we are
only storing the cumulative probability
∑j
c=i Pc for the range [a, b]. The cumulative
probability is assigned to the mean value of the range [a, b].
13
Figure 2.7: Delay PMF for the
range [a, b].
Figure 2.8: Reduced delay
PMF for the range [a, b].
Figure 2.9: Demonstration of support reduction for a given distribution.
Figure 2.9 shows the actual cumulative delay distribution (support length = 43) and
the cumulative delay distribution with reduced support length (support length thresh-
old = 12). The probabilities of the occurrence of Tmin and Tmax (the minimum and
maximum possible delays for the net) are kept intact in both the cases, the distribution
with support reduction and without support reduction, respectively.
To ensure that the support length of the delay distribution is always less than the
threshold, the range [a, b] on which support reduction is to be performed should depend
14
on the support length of the original distribution. For a PMF with fine granularity,
the range [a, b] should be large, and for a PMF with coarse granularity, the range [a, b]
should be small.
Chapter 3
Estimating Coupling Capacitance
Using Congestion Maps
Once the placement stage determines the exact locations of the cells, wires are needed
to be created to connect all the cells, while obeying all the design rules of the process.
This stage is called routing.
Routing is performed in two stages: (i) In the global routing stage, the rough routes
for the nets are estimated by mapping the components onto a coarse grid of larger
cells called global routing cells or gcells, (ii) In the detailed routing stage, precise net
geometries are found based on global routes created. The representations of gcells can
have a varying degree of complexity ranging from simple squares with capacities to
complex representations with capacities assigned to each layer and each direction. For
the purpose of this thesis, we assume all the grid cells to be uniformly sized squares
with horizontal and vertical edge crossing thresholds.
The global routing stage is fast because many fewer cells are involved. It also gives
an idea about the difficulty of the detailed routing problem through congestion anal-
ysis. Congestion maps and reports obtained from congestion analysis compares the
15
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routes assigned to a grid to its capacity. One of the most widely used congestion anal-
ysis technique is to perform a fast global routing and use that solution to generate a
congestion map [3, 6].
Figure 3.1: Example of a congestion map (horizontal layer).
Figure 3.2: Example of a congestion map (vertical layer).
Figures 3.1 and 3.2 show examples of horizontal layer and vertical layer congestion
map respectively. It can be observed from the congestion maps that, in regions that are
17
highly congested (congestion hot spots), there are a lot of nets that are routed closely to
each other, making them highly susceptible to coupling effects. We intend to use of this
information to estimate net parasitics. For the segment of net n that passes through
a gcell i with horizontal and vertical layer congestion conh(i) and conv(i) respectively,
the coupling capacitance of that segment can be thought as a function of conh(i) and
conv(i), i.e., Cc(net) = f(conh(i), conv(i)).
3.1 Estimating Coupling Capacitance from Congestion Maps
Figure 3.3: Example of a global net in a grid.
Figure 3.4: Focusing on the highlighted grid cell in figure 3.3.
Figure 3.3 shows a sample global route and figure 3.4 focuses on one of its segments
passing through a grid cell g (highlighted in figure 3.3). The maximum possible same-
layer coupling capacitance (CCmax(H)) that this net segment can experience is when all
18
the nearby routing tracks (for the same metal layer) of the gcell are occupied, i.e., the
gcell is fully congested. CCmax(H) can be considered as a technology parameter that
can be estimated using design rules for a particular process.
For any other gcell, that is not fully congested, the same-layer coupling capacitance
on the net segment is always less than CCmax(H). In a two layer example, for a net
segment routed on metal layer Mh, same-layer coupling capacitance for that segment
is roughly conh.CCmax(H). Consider figures 3.5 and 3.6 which show different horizontal
congestions and vertical congestions in a gcell. In figure 3.5 the net is routed in a hori-
zontally drawn metal layer and the horizontal layer congestion (conh) is much less than
the vertical layer congestion (conv). In this case, the coupling capacitance for the net
segment at metal layer Mh is slightly lesser than the estimated coupling capacitance
(conh.CCmax(H)) due to inter-layer fringing of coupling capacitance. In figure 3.6, the
net is routed in a horizontally drawn metal layer and the horizontal layer congestion
(conh) is greater than the vertical layer congestion (conv), and the effect of fringing is
minimal. In this framework, the effect of fringing is neglected as it is a secondary effect.
Similar argument can be made for the orthogonal-layer coupling capacitance.
Figure 3.5: Example where horizontal layer congestion is lesser than vertical layer con-
gestion.
For a net segment routed on metal layer Mh passing through a gcell i with horizontal
layer congestion conhi, if the orthogonal metal layer is Mv, congestion at the orthogonal
19
Figure 3.6: Example where horizontal layer congestion is greater than vertical layer
congestion.
layer for the grid cell is convi, the estimated coupling capacitance for the net segment
CC(seg) is suggested to be taken as:
CC(seg) = (conhi.lseg).CCmax(H) + (convi.lseg).CCmax(V ) (3.1)
where CCmax(H) and CCmax(V ) are the maximum possible same-layer coupling capaci-
tance and orthogonal-layer coupling capacitance respectively and lseg is the length of the
route segment that passes through a given gcell. The estimated coupling capacitance of
a net is the sum of coupling capacitance contributions of all the route segments of the
net and is given by:
CC(net) =
∑
all segments
CC(seg) (3.2)
The multiplication factors used with CCmax(H) and CCmax(V ) in equation (3.1) can also
be any user defined function of congestion values.
3.2 Constructing Approximate Parasitics from Congestion
Maps and Global Router Solutions
Using congestion maps and the output of the global router, we can transform a net
segment ab shown in figure 3.7 to an RC pi element as shown in figure 3.8. Rw and
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Cw are the wire resistance and wire capacitance for that net segment. The multiplier
M is obtained from the congestion map as explained above. Appendices A.1 and A.2
briefly explain how a net’s physical information is interpreted in common global routing
solutions. Figure 3.9 shows the basic flow of obtaining the estimated parasitics from
global router solution.
Figure 3.7: Physical represen-
tation of a net segment.
Figure 3.8: Equivalent RC pi segment.
Figure 3.9: Flow chart for extracting estimated parasitics.
The RC pi elements of all the net segments are stitched together for a particular
net. Via resistances are inserted whenever a route’s metal layer changes and pin capaci-
tances of the receiver gates (obtained from timing libraries) are appended at all the sink
nodes. The extracted “approximate” parasitics can be dumped out in either detailed
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standard parasitics format (DSPF) or in standard parasitics exchange format (SPEF).
The coupling capacitance estimates for a net obtained from the netlist are multiplied
with a probabilistic switching factor as explained in section 2.1 to obtain the delay
distribution of the net. Given below is a sample of the extracted net in DSPF from a
global router solution delivered by BoxRouter [5].
...
*Resistances for line segment: (3583,6698,1)-(3623,6698,1)
R336 n3583 6698 n3593 6698 5
R337 n3593 6698 n3303 6698 5
R338 n3603 6698 n3613 6698 5
R339 n3613 6698 n3623 6698 5
*Ground capacitances for line segment: (3583,6698,1)-(3623,6698,1)
C336 n3583 6698 VSS 2
C337 n3593 6698 VSS 4
C338 n3603 6698 VSS 4
C339 n3613 6698 VSS 4
C340 n3623 6698 VSS 2
*Coupling capacitances to ground for line segment:
*(3583,6698,1)-(3623,6698,1)
CC336 n3583 6698 VSS 0.625
CC337 n3593 6698 VSS 1.25
CC338 n3603 6698 VSS 1.14285714
CC339 n3613 6698 VSS 1.14285714
CC340 n3623 6698 VSS 0.57142857
**Line Segment: (2358,7048,1)-(3618,7048,1)
...
Chapter 4
Estimating Driving-Point
Admittance
Modeling the interconnects as a lumped capacitance is no longer accurate, as the wire
resistance in advanced technology nodes is comparable to the driver resistance. As a
result, the driving gate experiences a lumped load capacitance that is significantly lesser
that the total interconnect capacitance. This phenomenon is called interconnect resis-
tive shielding, because the interconnect resistance shields the driver from a portion of
the total interconnect capacitance. Obtaining the driving-point admittance is the first
step towards estimating the “effective” capacitance that the driver experiences, in the
presence of resistance shielding effects.
Parasitics associated with the driver gate are highly nonlinear in nature, whereas
the wire parasitics are linear in nature. To tackle this, delay calculation engines calcu-
late the interconnect delay in two steps: (i) First, the waveforms at the driving-point
(output of the driver) are estimated using moment matching techniques which also take
into account the nonlinear nature of driver resistance, (ii) The waveform obtained at
the driving point is propagated to the sinks of the interconnect RC structure (inputs of
receiver gates connected to the net) using linear system analysis techniques.
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Figure 4.1: Illustration to identify different components of interconnect delay.
Figure 4.1 is used to illustrate the different components of the interconnect delay.
Let Tg denote the source gate delay in the absence of a load and Tg(I) denote the gate
delay in the presence of an interconnect load. Due to loading effects, Tg(I) > Tg. The
interconnect delay Tint is as follows:
Tint = TAC − Tg
= [Tg(I) + TBC ]− Tg
= [Tg(I)− Tg] + TBC
(4.1)
where TAC is the delay from point “A” to point “C”, and TBC is the delay of the inter-
connect structure. The driving-point analysis techniques presented below are aimed at
modeling the “extra source gate delay” ([Tg(I)− Tg]).
O’Brien-Savarino reduction [17] is the process of transforming a general RC tree
(figure 4.2) to an RC pi model at the driving point. This model is used compute the
effective capacitance iteratively by comparing the average current drawn by the model
to the average current drawn by a single capacitance up to the 50% delay mark. The
admittance at the driving-point is given by:
Y (S) =
I(S)
V (S)
=
∞∑
i=0
yi.s
i [If V (t) is an impulse excitation]
(4.2)
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Figure 4.2: A general RC tree.
Figure 4.3: A reduced RC pi model.
For the RC pi model as shown in figure 4.3, the driving point admittance is given
by:
Y = s.Cb +
s.Ca
1 + s.R.Ca
(4.3)
Expanding equation (4.3) using Taylor series approximation and matching the first
three non-zero coefficients (moments) from equation (4.2) we get:
Ca =
y22
y3
(4.4)
Cb = y1 − y
2
2
y3
(4.5)
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R = −y
2
3
y32
(4.6)
For the RC pi model to be ( realizable), i.e., R > 0, Ca > 0, Cb > 0, the following
restrictions are imposed on y1, y2, y3:
y1 > 0, y2 < 0, y3 > 0
y1y3 > y
2
2
(4.7)
Consider figure 4.2. An algorithm to obtain {y1, y2, y3} for a general RC tree that
contains lumped resistors and capacitors is described below. Let Yu(S) denote the un-
known driving-point admittance looking downstream from the point that is immediately
upstream of the circuit element that is to be traversed, let Yd(S) denote the driving-
point admittance looking downstream from the point that is immediately downstream
of the circuit element that is to be traversed. Given below are three rules (assum-
ing there are only lumped parasitic elements in the tree) to correctly propagate the
moments upstream. The algorithm starts at the leaves of the RC tree (a, b, and c in
figure 4.2) and initializes {(yd)1, (yd)2, (yd)3} at the leaves to zero, and our goal is to
traverse upstream to the root and obtain {(yu)1, (yu)2, (yu)3} at the root of the RC tree.
Rule-1: Rule-1 explains the propagation of moments upstream along a single
branch past a series lumped capacitor (figure 4.4).
Figure 4.4: Propagation of moments past a lumped capacitor.
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(yu)1 = (yd)1 + C
(yu)2 = (yd)2
(yu)3 = (yd)3
(4.8)
Rule-2: Rule-2 explains the propagation of moments upstream along a single
branch past a series lumped resistor (figure 4.5).
Figure 4.5: Propagation of moments past a lumped resistor.
(yu)1 = (yd)1
(yu)2 = (yd)2 −R(yd)21
(yu)3 = (yd)3 − 2R(yd)1(yd)2 +R2(yd)31
(4.9)
Rule-3: Rule-3 explains the combining of 2 or more single-branch moments that
are parallel at a branching point in the tree (figure 4.6). Let YB(S) denote the
parallel combination of b moments.
Figure 4.6: Propagation of moments past a branching point.
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(yB)1 =
b∑
i=1
(ydi)1
(yB)2 =
b∑
i=1
(ydi)2
(yB)3 =
b∑
i=1
(ydi)3
(4.10)
In presence of a probabilistic coupling capacitance, as described in section 2.1, the
final moments obtained at root {y1, y2, y3} and the moments obtained at each interme-
diate step, {(yd)1, (yd)2, (yd)3} and {(yu)1, (yu)2, (yu)3} would also be random variables.
All mathematical operations performed in equations (4.8) to (4.10) should be performed
in the context of the moments being random variables. Distributions of {y1, y2, y3} can
be obtained by performing Monte Carlo simulations of the RC tree with probabilistic
coupling capacitance.
Chapter 5
Validation of Results with
OpenSTA
OpenSTA [4] is the timing analysis/verification component of the OpenROAD project
[1], an effort towards democratizing hardware design. The OpenROAD project aims to
provide a self-learning open-source ecosystem that offers a tapeout-capable tool chain.
OpenSTA is an open-source static timing analysis tool published under the GNU General
Public License.
5.1 Incorporating Crosstalk Delay
In the presence of coupling capacitance, the net delay can increase (or decrease) depend-
ing on the relative switching directions of the aggressor/victim pair. Consider figure 5.1.
Tnom represents the nominal net delay, which is calculated when the aggressor net is
quiet (switching factor is 1). In this case, the net delay is computed using 1X cou-
pling capacitance. Tmin and Tmax are the minimum and maximum possible net delays
for the worst-case crosstalk coupling respectively. For example, the worst-case timing
may be computed using 0X coupling capacitance (aggressor and victim are switching
together in the same direction, switching factor is 0) for worst-case minimum delay and
2X coupling capacitance (aggressor and victim are switching together in the opposite
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direction, switching factor is 2) for worst-case maximum delay. T ′min and T
′
max repre-
sents the actual minimum and maximum net delays which are obtained after updating
the worst-case net delays in multiple iterations as described in [15, 19] .
Figure 5.1: Illustration of crosstalk delay on a net.
Timing reports presented in Appendix B illustrate the calculation of the worst-case
net delays. The slacks shown in timing reports 1 and 2 (B.1 and B.2) represent delay
calculations performed to obtain the nominal net delays (1X coupling capacitance) for
setup and hold analysis respectively. The slacks shown in timing reports 3 and 4 (B.3
and B.4) represent the delay calculations performed to obtain the worst-case maximum
(2X coupling capacitance) and minimum (0X coupling capacitance) net delays for setup
and hold analysis respectively. For setup timing analysis, the slack calculated in timing
report B.3 is less than the slack calculated in B.1 because the net delays increase due
to positive crosstalk delay (switching factor is 2). For hold timing analysis, the slack
calculated in timing report B.4 is less than the slack calculated in B.2 because the net
delays decrease due to negative crosstalk delay (switching factor is 0).
5.2 Validation of Results
In this section, we provide the following comparisons:
• We compare the total coupling capacitance of the net obtained from SPEF of
the design to the total coupling capacitance of the net obtained from methods
explained in chapter 3.
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• We compare the worst-case net delays obtained from OpenSTA to the worst-case
net delays obtained from methods described in chapter 2.
The analysis is performed on the “AES cipher” circuit, designed in ASAP 7nm pro-
cess design kit (PDK). Table 5.1 shows the list of randomly selected nets that were
chosen for in-depth analysis. It also shows the total net coupling capacitance and the
worst-case maximum net delay obtained from OpenSTA path reports for each net.
Net Name Name map
in SPEF
Total Cc
(pF)
Tmax
(pS)
FE OCPN11453 FE OFN19269 net 5624 *464 1.10E-04 8.05E-02
FE OCPN11485 FE OFN20277 n *433 1.78E-05 3.77E-02
FE OCPN11401 net 12566 *515 6.85E-05 2.95E-02
FE OCPN11476 net 1361 *442 4.90E-05 2.75E-02
FE OCPN11484 FE OFN18956 net 16651 *434 5.64E-05 2.64E-02
FE OCPN11499 FE OFN20326 net 14843 *419 4.68E-05 2.55E-02
FE OCPN11518 net 18647 *400 2.47E-05 2.48E-02
FE OCPN11444 FE RN 230 *473 3.09E-05 1.67E-02
FE OCPN11488 net 17127 *430 5.46E-06 1.50E-02
FE OCPN11400 net 9726 *516 9.11E-06 1.46E-02
Table 5.1: Sample set of nets chosen for analysis.
Figure 5.2 compares the total coupling capacitance on the net obtained through
two processes: (i) In Process-1, we obtain the total coupling capacitance on the net by
subtracting the total wire capacitance of the net from the total net capacitance, (ii) In
Process-2, we obtain the coupling capacitance using methods explained in section 3.1.
We see a strong correlation for the two cases explained above. The slight deviations
can be attributed to the uncertainty in estimation of CCmax(H) and CCmax(V ), since
different gcells can have different values for CCmax(H) and CCmax(V ) depending on the
edge capacities assigned to that gcell.
Figure 5.3 compares the worst-case (maximum) net delays obtained through two
processes: (i) In Process-1, we obtain the worst-case net delays using OpenSTA, (ii) In
Process-2, we first extract the estimated parasitics using methods described in section
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3.2. We then perform Elmore delay analysis on the extracted parasitics to obtain the
worst-case net delays. Table 5.2 shows a comparison of delay values obtained through
OpenSTA and the summary of the final delay distribution obtained using estimated
parasitics. For the delay distribution using estimated parasitics the switching factor
distribution is taken to be {0:10%, 1:80%, 2:10%}. For OpenSTA, the worst-case min-
imum delay (0X coupling capacitance), nominal delay (1X coupling capacitance), and
worst-case maximum delay (2x coupling capacitance) are provided. For the final delay
distribution obtained using the estimated parasitics, the minimum and maximum values
of the delay distribution, mean of the delay distribution, and the standard deviation(σ)
of the delay distribution are provided. The post-layout net timing window and the
timing window obtained through estimated parasitics strongly overlap.
Figure 5.2: Comparison of a net’s total coupling capacitance.
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Figure 5.3: Comparison of a worst-case maximum net delays.
Name
Map
OpenSTA (pS) Expedited Parasitic Extraction (pS)
TD(min) TD(nom) TD(max) TD(min) TD(max) Mean
Delay
σ
*464 5.97E-02 7.01E-02 8.05E-02 5.66E-02 7.21E-02 6.43E-02 2.34E-03
*433 3.66E-02 3.72E-02 3.77E-02 3.49E-02 3.64E-02 3.57E-02 2.16E-04
*515 2.41E-02 2.68E-02 2.95E-02 2.32E-02 2.92E-02 2.62E-02 8.53E-04
*442 2.23E-02 2.49E-02 2.75E-02 2.11E-02 2.67E-02 2.39E-02 8.08E-04
*434 2.28E-02 2.46E-02 2.64E-02 2.20E-02 2.53E-02 2.36E-02 4.71E-04
*419 2.25E-02 2.40E-02 2.55E-02 2.16E-02 2.47E-02 2.32E-02 4.28E-04
*400 2.32E-02 2.40E-02 2.48E-02 2.22E-02 2.40E-02 2.31E-02 2.54E-04
*473 1.61E-02 1.64E-02 1.67E-02 1.57E-02 1.75E-02 1.66E-02 2.52E-04
*430 1.49E-02 1.50E-02 1.50E-02 1.46E-02 1.49E-02 1.47E-02 4.67E-05
*516 1.41E-02 1.44E-02 1.46E-02 1.36E-02 1.43E-02 1.39E-02 1.07E-04
Table 5.2: A comparison of delay values obtained through OpenSTA and expedited
parasitic extraction.
Chapter 6
Conclusion
Signal integrity at advanced technology nodes has turned out to be a major concern
for IC designers and timing engineers. As the technology node is pushed further into
the deep sub-micron region, the effect of crosstalk is amplified. Elaborate crosstalk
analysis methodologies requires sign-off accurate parasitics of the fully routed design.
Since concrete parasitic extraction is a time consuming task, executing any engineering
change orders (ECOs) towards resolving timing uncertainties caused due to crosstalk
effects can develop into a cumbersome exercise. A quick method to weed out highly
coupled nets is essential for a timely tapeout.
In this thesis, we have proven that congestion maps could be regarded as a quick
and reliable metric to gauge the severity of coupling effects. The delay metrics obtained
through expedited extraction of estimated parasitics shows strong correlation to the
post-layout delay metrics obtained from an open-source timing analyzer. This thesis
also presents the framework for a robust crosstalk analysis methodology under the as-
sumption that coupling capacitances could be modeled as random variables.
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Appendix A
BoxRouter and DEF File Formats
This appendix is dedicated to explain how physical information of nets is interpreted
from global router solutions in BoxRouter format and DEF format. Specific syntaxes
for two file formats are explained here that are relevant to the topics discussed in this
thesis.
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A.1 BoxRouter File Format
A.1.1 Input File Format
The input file that is given to the BoxRouter global router describes the following:
• Locations and sizes of gcells.
• Horizontal and vertical capacity for each metal layer in a gcell.
• Source/sink(s) coordinates for each net.
Given below is an example of an input, with comments included in italics (comments
not included in original file), that is supplied to the BoxRouter. Figure A.1 illustrates
the construction of the routing grids as per specifications provided in the input.
Figure A.1: Routing grid structure from BoxRouter input.
#3x3 grid that supports two metal layers
grid 3 3 2
#Vertical edge capacity of each metal layer layer
40
vertical capacity 0 1
#Horizontal edge capacity of each gcell
horizontal capacity 1 0
minimum width 1 1
minimum spacing 0 0
<lower-left X> <lower-left Y> <tile width> <tile height>
0 0 10 10
#Number of nets
1
#<net name> <net number> <number of pins> <width>
A 0 2 1
#routing points begin
# <x> <y> <metal layer>
5 5 0
25 25 0
#routing points end
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A.1.2 Output File Format
The output file represents the global router’s solution. It contains the routing informa-
tion for all the nets. Each net is broken down into line segments and routed together.
Given below is an example of an output given by BoxRouter for the input in section
A.1.1. Figure A.2 illustrates the construction of the net routes as per specifications
provided in the output.
Figure A.2: Net’s route obtained from BoxRouter output.
A 0 #<net name> <net number>
(5,5,0)-(15,5,0)
(15,5,0)-(15,5,1) #indicates layer change at the routing point
(15,5,1)-(15,15,1)
(15,15,1)-(15,25,1)
(15,25,1)-(15,25,0)
(15,25,0)-(25,25,0)
!
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A.2 DEF File Format
The Design Exchange Format (DEF) file contains design-specific information of a circuit
at all points during the layout process. The grid information for congestion analysis
and the net’s physical information are both available in DEF. Figure A.3 illustrates
the physical structure of the net for the DEF specification given below. Comments are
included in italics (comments not included in original file).
Figure A.3: Net’s route obtained from DEF file.
...
#X <start> DO <num columns+1> STEP <space>
GCELLGRID X 0 DO 4 STEP 100 ;
#Y <start> DO <num rows+1> STEP <space>
GCELLGRID Y 0 DO 4 STEP 100 ;
...
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#number of nets
NETS 19617 ;
#net name
- FE OCPN11527 net 17432
#connectivity information
( inst 0 A ) ( inst 1 Y )
#"*" indicates corresponding coordinate is copied
+ ROUTED M3 ( 150 50 ) ( * 250 ) VIA23
NEW M2 ( 50 50 ) ( 150 * ) VIA12
NEW M3 ( 150 50 ) VIA23
...
Appendix B
Timing Reports
This appendix is dedicated to illustrate the working of the basic signal integrity frame-
work implemented on the open-source timing tool (OpenSTA) through timing reports,
as explained in chapter 5.
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B.1 Timing Report 1
Startpoint: uram0_aram_0_u0_ra_reg_8__u0
(rising edge-triggered flip-flop clocked by clk)
Endpoint: udcom0_dcom0_r_reg_data__1__u0
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Delay Time Description
---------------------------------------------------------------
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 ˆ uram0_aram_0_u0_ra_reg_8__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
60.62 60.62 v uram0_aram_0_u0_ra_reg_8__u0/Q
(DFFHQx4_ASAP7_75t_SRAM)
69.17 129.79 ˆ U481336/Y (NAND2x1_ASAP7_75t_R)
74.84 204.63 v U365661/Y (NOR3xp33_ASAP7_75t_R)
59.49 264.12 v FE_OFC6570_n483424/Y (BUFx3_ASAP7_75t_SRAM)
87.74 351.86 ˆ U481355/Y (INVx1_ASAP7_75t_SRAM)
62.14 413.99 ˆ FE_OFC6736_n308163/Y (BUFx2_ASAP7_75t_R)
92.33 506.33 ˆ FE_OFC6739_n308163/Y (BUFx2_ASAP7_75t_R)
123.17 629.50 v U365372/Y (NOR2xp33_ASAP7_75t_SRAM)
49.05 678.54 ˆ U628155/Y (NAND2xp33_ASAP7_75t_SRAM)
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56.81 735.35 v U628156/Y (NAND2xp5_ASAP7_75t_L)
78.69 814.04 v FE_OFC11729_n469029/Y (BUFx3_ASAP7_75t_R)
50.13 864.17 ˆ U628162/Y (NOR3xp33_ASAP7_75t_SRAM)
47.34 911.51 v U628163/Y (NAND3xp33_ASAP7_75t_R)
65.92 977.43 ˆ FE_OFC11956_n469059/Y (INVx1_ASAP7_75t_R)
58.34 1035.78 v FE_OFC11957_n469059/Y (INVx1_ASAP7_75t_L)
80.83 1116.61 ˆ U628189/Y (NOR3xp33_ASAP7_75t_SRAM)
43.03 1159.64 v U628190/Y (NAND2xp33_ASAP7_75t_SRAM)
56.81 1216.46 ˆ U628242/Y (NOR3xp33_ASAP7_75t_R)
52.29 1268.75 ˆ FE_OFC13549_n469133/Y (HB1xp67_ASAP7_75t_R)
47.17 1315.92 ˆ FE_OFC3771_n469133/Y (BUFx3_ASAP7_75t_R)
68.24 1384.15 v U628256/Y (NAND3xp33_ASAP7_75t_SRAM)
33.67 1417.83 ˆ U628672/Y (NOR3xp33_ASAP7_75t_SRAM)
25.84 1443.66 v U628673/Y (NAND2x1_ASAP7_75t_SL)
85.81 1529.48 ˆ U630341/Y (NOR3xp33_ASAP7_75t_SRAM)
89.14 1618.62 v U630970/Y (OAI222xp33_ASAP7_75t_R)
70.78 1689.40 v FE_OFC12432_n472021/Y (BUFx3_ASAP7_75t_R)
64.50 1753.89 ˆ U630971/Y (OAI22xp33_ASAP7_75t_SRAM)
26.73 1780.62 v U630973/Y (NAND2xp33_ASAP7_75t_SRAM)
18.22 1798.84 ˆ U441087/Y (OAI21xp33_ASAP7_75t_SRAM)
27.21 1826.05 v U630974/Y (NOR2xp33_ASAP7_75t_SRAM)
19.17 1845.22 ˆ U630975/Y (NAND2xp33_ASAP7_75t_SRAM)
22.87 1868.09 v U630978/Y (NAND3xp33_ASAP7_75t_SRAM)
0.07 1868.16 v udcom0_dcom0_r_reg_data__1__u0/D
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(DFFHQx4_ASAP7_75t_SRAM)
1868.16 data arrival time
6000.00 6000.00 clock clk (rise edge)
0.00 6000.00 clock network delay (ideal)
0.00 6000.00 clock reconvergence pessimism
6000.00 ˆ udcom0_dcom0_r_reg_data__1__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
-8.26 5991.74 library setup time
5991.74 data required time
---------------------------------------------------------------
5991.74 data required time
-1868.16 data arrival time
---------------------------------------------------------------
4123.58 slack (MET)
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B.2 Timing Report 2
Startpoint: uram0_aram_0_u0_ra_reg_8__u0
(rising edge-triggered flip-flop clocked by clk)
Endpoint: udcom0_dcom0_r_reg_data__1__u0
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Delay Time Description
---------------------------------------------------------------
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 ˆ uram0_aram_0_u0_ra_reg_8__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
67.09 67.09 ˆ uram0_aram_0_u0_ra_reg_8__u0/Q
(DFFHQx4_ASAP7_75t_SRAM)
37.39 104.48 v U481638/Y (NOR3xp33_ASAP7_75t_SRAM)
64.24 168.72 v FE_OFC5352_n481128/Y (BUFx3_ASAP7_75t_R)
95.33 264.05 ˆ U627685/Y (NAND3xp33_ASAP7_75t_SRAM)
17.73 281.78 v U627696/Y (NAND3xp33_ASAP7_75t_SRAM)
24.10 305.89 ˆ U627722/Y (NOR3xp33_ASAP7_75t_SRAM)
40.60 346.49 v U627840/Y (NAND3xp33_ASAP7_75t_SRAM)
32.15 378.63 ˆ U627841/Y (NOR2x1p5_ASAP7_75t_L)
120.53 499.16 v U630970/Y (OAI222xp33_ASAP7_75t_R)
63.28 562.44 v FE_OFC12432_n472021/Y (BUFx3_ASAP7_75t_R)
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61.46 623.90 ˆ U630971/Y (OAI22xp33_ASAP7_75t_SRAM)
19.13 643.03 v U630973/Y (NAND2xp33_ASAP7_75t_SRAM)
15.10 658.14 ˆ U441087/Y (OAI21xp33_ASAP7_75t_SRAM)
14.07 672.20 v U630974/Y (NOR2xp33_ASAP7_75t_SRAM)
15.69 687.90 ˆ U630975/Y (NAND2xp33_ASAP7_75t_SRAM)
16.81 704.71 v U630978/Y (NAND3xp33_ASAP7_75t_SRAM)
0.07 704.78 v udcom0_dcom0_r_reg_data__1__u0/D
(DFFHQx4_ASAP7_75t_SRAM)
704.78 data arrival time
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 clock reconvergence pessimism
0.00 ˆ udcom0_dcom0_r_reg_data__1__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
3.34 3.34 library hold time
3.34 data required time
---------------------------------------------------------------
3.34 data required time
-704.78 data arrival time
---------------------------------------------------------------
701.44 slack (MET)
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B.3 Timing Report 3
Startpoint: uram0_aram_0_u0_ra_reg_8__u0
(rising edge-triggered flip-flop clocked by clk)
Endpoint: udcom0_dcom0_r_reg_data__1__u0
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Delay Time Description
---------------------------------------------------------------
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 ˆ uram0_aram_0_u0_ra_reg_8__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
67.09 67.09 ˆ uram0_aram_0_u0_ra_reg_8__u0/Q
(DFFHQx4_ASAP7_75t_SRAM)
58.38 125.47 v U481336/Y (NAND2x1_ASAP7_75t_R)
130.89 256.37 ˆ U365661/Y (NOR3xp33_ASAP7_75t_R)
91.05 347.41 ˆ FE_OFC6570_n483424/Y (BUFx3_ASAP7_75t_SRAM)
89.47 436.89 v U481355/Y (INVx1_ASAP7_75t_SRAM)
118.78 555.67 ˆ U365391/Y (NOR2xp33_ASAP7_75t_SRAM)
95.56 651.23 v U440252/Y (INVx1_ASAP7_75t_R)
114.18 765.40 v FE_OFC7876_n306938/Y (BUFx3_ASAP7_75t_R)
95.27 860.67 ˆ U481762/Y (NOR2xp33_ASAP7_75t_L)
53.21 913.88 v U628387/Y (NAND2xp33_ASAP7_75t_SRAM)
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90.34 1004.22 ˆ U628389/Y (NAND2xp5_ASAP7_75t_R)
103.76 1107.98 v U628395/Y (NOR3xp33_ASAP7_75t_SRAM)
42.14 1150.12 ˆ U628396/Y (NAND3xp33_ASAP7_75t_SRAM)
21.78 1171.91 v U439240/Y (NOR3xp33_ASAP7_75t_SRAM)
38.49 1210.40 ˆ U628397/Y (NAND2xp33_ASAP7_75t_SRAM)
48.94 1259.34 v U628450/Y (NOR3x1_ASAP7_75t_R)
75.66 1335.00 ˆ U628463/Y (NAND3xp33_ASAP7_75t_R)
46.96 1381.96 v FE_OFC7748_n469576/Y (INVx1_ASAP7_75t_R)
78.16 1460.12 ˆ FE_OFC7749_n469576/Y (INVx1_ASAP7_75t_L)
99.52 1559.64 v U628672/Y (NOR3xp33_ASAP7_75t_SRAM)
41.24 1600.88 ˆ U628673/Y (NAND2x1_ASAP7_75t_SL)
98.53 1699.40 v U630341/Y (NOR3xp33_ASAP7_75t_SRAM)
105.68 1805.09 ˆ U630970/Y (OAI222xp33_ASAP7_75t_R)
63.76 1868.85 ˆ FE_OFC12432_n472021/Y (BUFx3_ASAP7_75t_R)
89.72 1958.58 v U630971/Y (OAI22xp33_ASAP7_75t_SRAM)
29.46 1988.03 ˆ U630973/Y (NAND2xp33_ASAP7_75t_SRAM)
23.12 2011.15 v U441087/Y (OAI21xp33_ASAP7_75t_SRAM)
23.31 2034.45 ˆ U630974/Y (NOR2xp33_ASAP7_75t_SRAM)
18.76 2053.21 v U630975/Y (NAND2xp33_ASAP7_75t_SRAM)
16.64 2069.85 ˆ U630978/Y (NAND3xp33_ASAP7_75t_SRAM)
0.07 2069.92 ˆ udcom0_dcom0_r_reg_data__1__u0/D
(DFFHQx4_ASAP7_75t_SRAM)
2069.92 data arrival time
6000.00 6000.00 clock clk (rise edge)
0.00 6000.00 clock network delay (ideal)
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0.00 6000.00 clock reconvergence pessimism
6000.00 ˆ udcom0_dcom0_r_reg_data__1__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
-14.14 5985.86 library setup time
5985.86 data required time
---------------------------------------------------------------
5985.86 data required time
-2069.92 data arrival time
---------------------------------------------------------------
3915.94 slack (MET)
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B.4 Timing Report 4
Startpoint: uram0_aram_0_u0_ra_reg_8__u0
(rising edge-triggered flip-flop clocked by clk)
Endpoint: udcom0_dcom0_r_reg_data__1__u0
(rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min
Delay Time Description
---------------------------------------------------------------
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 ˆ uram0_aram_0_u0_ra_reg_8__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
67.09 67.09 ˆ uram0_aram_0_u0_ra_reg_8__u0/Q
(DFFHQx4_ASAP7_75t_SRAM)
37.39 104.48 v U481638/Y (NOR3xp33_ASAP7_75t_SRAM)
63.52 168.00 v FE_OFC5352_n481128/Y (BUFx3_ASAP7_75t_R)
92.43 260.42 ˆ U627685/Y (NAND3xp33_ASAP7_75t_SRAM)
17.73 278.16 v U627696/Y (NAND3xp33_ASAP7_75t_SRAM)
24.10 302.26 ˆ U627722/Y (NOR3xp33_ASAP7_75t_SRAM)
40.60 342.86 v U627840/Y (NAND3xp33_ASAP7_75t_SRAM)
31.16 374.02 ˆ U627841/Y (NOR2x1p5_ASAP7_75t_L)
94.86 468.88 v U630970/Y (OAI222xp33_ASAP7_75t_R)
50.50 519.38 v FE_OFC12432_n472021/Y (BUFx3_ASAP7_75t_R)
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54.12 573.50 ˆ U630971/Y (OAI22xp33_ASAP7_75t_SRAM)
19.13 592.63 v U630973/Y (NAND2xp33_ASAP7_75t_SRAM)
15.10 607.73 ˆ U441087/Y (OAI21xp33_ASAP7_75t_SRAM)
14.07 621.80 v U630974/Y (NOR2xp33_ASAP7_75t_SRAM)
15.69 637.49 ˆ U630975/Y (NAND2xp33_ASAP7_75t_SRAM)
16.81 654.31 v U630978/Y (NAND3xp33_ASAP7_75t_SRAM)
0.07 654.38 v udcom0_dcom0_r_reg_data__1__u0/D
(DFFHQx4_ASAP7_75t_SRAM)
654.38 data arrival time
0.00 0.00 clock clk (rise edge)
0.00 0.00 clock network delay (ideal)
0.00 0.00 clock reconvergence pessimism
0.00 ˆ udcom0_dcom0_r_reg_data__1__u0/CLK
(DFFHQx4_ASAP7_75t_SRAM)
3.34 3.34 library hold time
3.34 data required time
---------------------------------------------------------------
3.34 data required time
-654.38 data arrival time
---------------------------------------------------------------
651.03 slack (MET)
